|
|
PDF MCP3918 Data sheet ( Hoja de datos )
| Número de pieza | MCP3918 | |
| Descripción | 3V Single-Channel Analog Front End | |
| Fabricantes | Microchip | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MCP3918 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
MCP3918
3V Single-Channel Analog Front End
Features:
• One 24-bit Resolution Delta-Sigma A/D Converter
• 93.5 dB SINAD, -107 dBc Total Harmonic
Distortion (THD) (up to 35th harmonic), 112 dB
Spurious-Free Dynamic Range (SFDR)
• Flexible Serial Interface that Includes Both SPI
and a Simple 2-Wire Interface Ideal for Polyphase
Shunt Energy Meters
• Advanced Security Features:
- 16-bit Cyclic Redundancy Check (CRC)
Checksum on All Communications for Secure
Data Transfers
- 16-bit CRC Checksum and Interrupt Alert for
Register-Map Configuration
- Register-Map Lock with 8-bit Secure Key
• 2.7V – 3.6V AVDD, DVDD
• Programmable Data Rate, up to 125 ksps:
- 4 MHz Maximum Sampling Frequency
- 16 MHz Maximum Master Clock
• Oversampling Ratio, up to 4096
• Ultra Low-Power Shutdown Mode with < 10 µA
• Low-Drift 1.2V Internal Voltage Reference:
9 ppm/°C
• Differential Voltage Reference Input Pins
• High-Gain Programmable Gain Amplifier (PGA)
(up to 32 V/V)
• Phase Delay Compensation with 1 µs Time
Resolution
• Separate Data Ready Pin for Easy
Synchronization
• Individual 24-bit Digital Offset and Gain Error
Correction
• High-Speed 20 MHz SPI Interface with Mode 0,0
and 1,1 Compatibility
• Continuous Read/Write Modes for Minimum
Communication with Dedicated 16-/32-bit Modes
• Available in 20-lead QFN and SSOP Packages
• Extended Temperature Range: -40°C to +125°C
(all specifications are valid down to -45°C)
Description:
The MCP3918 is a 3V single-channel Analog Front End
(AFE), containing one delta-sigma, Analog-to-Digital
Converter (ADC), one programmable gain amplifier
(PGA), phase delay compensation block, low-drift
internal voltage reference, digital offset and gain errors
calibration registers, and high-speed 20 MHz
SPI-compatible serial interface.
The MCP3918 ADC is fully configurable with features
such as: 16-/24-bit resolution, Oversampling Ratio
(OSR) from 32 to 4096, gain from 1x to 32x,
independent Shutdown and Reset, dithering and
auto-zeroing. Communication is largely simplified with
8-bit commands, including various continuous
read/write modes and 16-/24-/32-bit data formats that
can be accessed by the Direct Memory Access (DMA)
of an 8-/16-/32-bit MCU, and with the separate Data
Ready pin that can be directly connected to an Interrupt
Request (IRQ) input of an MCU.
The MCP3918 includes advanced security features to
secure the communications and the configuration
settings, such as a CRC-16 checksum on both serial
data outputs and on the register-map static
configuration. It also includes a register-map lock
through an 8-bit password to avoid the processing of
any unwanted write commands.
For polyphase shunt-based energy meters, the
MCP3918 2-Wire serial interface greatly reduces
system cost, requiring only a single bidirectional
isolator per phase.
The MCP3918 is capable of interfacing a variety of
voltage and current sensors, including shunts, current
transformers, Rogowski coils and Hall effect sensors.
Applications:
• Single-Phase and Polyphase Energy Meters
• Energy Metering and Power Measurement
• Automotive
• Portable Instrumentation
• Medical and Power Monitoring
• Audio/Voice Recognition
• Isolator Sensor Application
2014 Microchip Technology Inc.
DS20005287A-page 1
1 page  
MCP3918
TABLE 1-1: ANALOG SPECIFICATIONS (CONTINUED)
Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 3V, MCLK = 4 MHz;
PRE<1:0> = 00; OSR = 256; GAIN = 1; VREFEXT = 0, CLKEXT = 1, DITHER<1:0> = 11; BOOST<1:0> = 10,
VCM = 0V; TA = -40°C to +125°C (Note 1); VIN = 1.2 VPP = -0.5 dBFS @ 50/60 Hz on all channels.
Characteristic
Sym.
Min. Typ. Max. Units
Conditions
Internal Voltage Reference
Tolerance
Temperature Coefficient
VREF
TCVREF
1.176 1.2 1.224
V VREFEXT = 0,
TA = +25°C only
— 9 — ppm/°C TA = -40°C to +125°C,
VREFEXT = 0
Output Impedance
ZOUTVREF
—
0.6
—
Internal Voltage Refer-
AIDDVREF
—
54
—
ence Operating Current
k VREFEXT = 0
µA VREFEXT = 0,
SHUTDOWN<0> = 1
Voltage Reference Input
Input Capacitance
— — 10
pF
Differential Input Voltage
Range (VREF+ – VREF-)
Absolute Voltage
on REFIN+ pin
VREF
1.1 — 1.3
V VREFEXT = 1
VREF+ VREF- + 1.1 — VREF- + 1.3 V VREFEXT = 1
Absolute Voltage
on REFIN- pin
Master Clock Input
Master Clock Input
Frequency Range
VREF-
fMCLK
-0.1 — +0.1
V REFIN- should be connected to
AGND when VREFEXT = 0
— 20 MHz CLKEXT = 1 (Note 7)
Crystal Oscillator
Operating Frequency
Range
fXTAL
1 — 20 MHz CLKEXT = 0 (Note 7)
Analog Master Clock
AMCLK
— — 16 MHz Note 7
Crystal Oscillator
Operating Current
DIDDXTAL
—
80
—
µA CLKEXT = 0
Power Supply
Operating Voltage, Analog
Operating Voltage, Digital
OperatingCurrent,Analog
(Note 3)
AVDD
DVDD
IDD,A
2.7 — 3.6
2.7 — 3.6
— 0.8 1
— 1 1.2
V
V
mA BOOST<1:0> = 00
mA BOOST<1:0> = 01
— 1.3 1.7 mA BOOST<1:0> = 10
— 2.2 2.9 mA BOOST<1:0> = 11
Note 1: All specifications are valid down to -45°C.
2: This specification implies that the ADC output is valid over this entire differential range and that there is no distortion or
instability across this input range. Dynamic Performance specified at -0.5 dB below the maximum signal range,
VIN = 1.2 VPP = 424 mVRMS, VREF = 1.2V @ 50/60 Hz. See Section 4.0 “Terminology and Formulas” for definition.
This parameter is established by characterization and not 100% tested.
3: For these operating currents, the following configuration bit settings apply: SHUTDOWN<0> = 0, RESET<0> = 0,
VREFEXT = 0, CLKEXT = 0.
4: For these operating currents, the following configuration bit settings apply: SHUTDOWN<0> = 1, VREFEXT = 1,
CLKEXT = 1.
5: Applies to all gains. Offset and gain errors depend on the PGA gain setting. See Section 2.0 “Typical Performance
Curves” for typical performance.
6: Outside this range, the ADC accuracy is not specified. An extended input range of +/-2V can be applied continuously to
the part, with no damage.
7: For proper operation and for optimizing the ADC accuracy, AMCLK should be limited to the maximum frequency defined
in Table 5-2, as a function of the BOOST and PGA setting chosen. MCLK can take larger values as long as the
prescaler settings (PRE<1:0>) limit AMCLK = MCLK/PRESCALE within the defined range in Table 5-2.
2014 Microchip Technology Inc.
DS20005287A-page 5
5 Page 
MCP3918
2.0 TYPICAL PERFORMANCE CURVES
Note:
The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, AVDD = 3V, DVDD = 3V; TA = +25°C, MCLK = 4 MHz; PRESCALE = 1;
OSR = 256; GAIN = 1; Dithering = Maximum; VIN = -0.5 dBFS @ 60 Hz on all channels, VREFEXT = 0; CLKEXT = 1;
BOOST<1:0> = 10.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
Vin = -0.5 dBFS @ 60 Hz
fD = 3.9 ksps
OSR = 256
Dithering = Off
16 ksamples FFT
500
1000
1500
Frequency (Hz)
2000
FIGURE 2-1:
Spectral Response.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
FIGURE 2-2:
Vin = -60 dBFS @ 60 Hz
fD = 3.9 ksps
OSR = 256
Dithering = Off
16 ksamples FFT
500
1000
1500
Frequency (Hz)
Spectral Response.
2000
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
Vin = -0.5 dBFS @ 60 Hz
fD = 3.9 ksps
OSR = 256
Dithering = Maximum
16 ksamples FFT
500
1000
1500
Frequency (Hz)
2000
FIGURE 2-3:
Spectral Response.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
FIGURE 2-4:
Vin = -60 dBFS @ 60 Hz
fD = 3.9 ksps
OSR = 256
Dithering = Maximum
16 ksamples FFT
500
1000
1500
Frequency (Hz)
Spectral Response.
2000
1.0%
0.5%
% Error Channel 0,1
0.0%
-0.5%
-1.0%
0.01 0.1 1 10 100 1000
Current Channel Input Amplitude (mVPeak)
FIGURE 2-5:
Measurement Error
with 1-Point Calibration.
1.0%
0.5%
% Error Channel 0,1
0.0%
-0.5%
-1.0%
0.01 0.1 1 10 100 1000
Current Channel Input Amplitude (mVPeak)
FIGURE 2-6:
Measurement Error
with 2-Point Calibration.
2014 Microchip Technology Inc.
DS20005287A-page 11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MCP3918.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MCP3910 | 3V Two-Channel Analog Front End | Microchip |
| MCP3911 | 3.3V Two-Channel Analog Front End | Microchip |
| MCP3912 | 3V Four-Channel Analog Front End | Microchip |
| MCP3913 | 3V Six-Channel Analog Front End | Microchip |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |