|
|
PDF DS92LV010A Data sheet ( Hoja de datos )
| Número de pieza | DS92LV010A | |
| Descripción | Bus LVDS 3.3/5.0V Single Transceiver | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DS92LV010A (archivo pdf) en la parte inferior de esta página. Total 10 Páginas | ||
|
No Preview Available !
May 1998
DS92LV010A
Bus LVDS 3.3/5.0V Single Transceiver
General Description
The DS92LV010A is one in a series of transceivers designed
specifically for the high speed, low power proprietary bus
backplane interfaces. The device operates from a single
3.3V or 5.0V power supply and includes one differential line
driver and one receiver. To minimize bus loading the driver
outputs and receiver inputs are internally connected. The
logic interface provides maximum flexibility as 4 separate
lines are provided (DIN, DE, RE, and ROUT). The device
also features flow through which allows easy PCB routing for
short stubs between the bus pins and the connector. The
driver has 10 mA drive capability, allowing it to drive heavily
loaded backplanes, with impedance as low as 27 Ohms.
The driver translates between TTL levels (single-ended) to
Low Voltage Differential Signaling levels. This allows for high
speed operation, while consuming minimal power with re-
duced EMI. In addition the differential signaling provides
common mode noise rejection of ±1V.
The receiver threshold is ±100mV over a ±1V common
mode range and translates the low voltage differential levels
to standard (CMOS/TTL) levels.
Features
n Bus LVDS Signaling (BLVDS)
n Designed for Double Termination Applications
n Balanced Output Impedance
n Lite Bus Loading 5pF typical
n Glitch free power up/down (Driver disabled)
n 3.3V or 5.0V Operation
n ±1V Common Mode Range
n ±100mV Receiver Sensitivity
n High Signaling Rate Capability (above 100 Mbps)
n Low Power CMOS design
n Product offered in 8 lead SOIC package
n Industrial Temperature Range Operation
Connection Diagram
Block Diagram
DS100052-1
Order Number DS92LV010ATM
See NS Package Number M08A
DS100052-2
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS100052
www.national.com
1 page  
AC Electrical Characteristics (Note 6) (Continued)
TA = −40˚C to +85˚C, VCC = 5.0V ± 0.5V
Symbol
Parameter
Conditions
Min
Typ
Max
Units
DIFFERENTIAL RECEIVER TIMING REQUIREMENTS
tPHZ Disable Time High to Z
tPLZ Disable Time Low to Z
tPZH Enable Time Z to High
tPZL Enable Time Z to Low
RL = 500Ω, Figures 8, 9
2.0
4.0
6.0
ns
CL = 10 pF (Note 8)
2.0 4.0 6.0 ns
2.0 5.0 9.0 ns
2.0 5.0 7.0 ns
Test Circuits and Timing Waveforms
FIGURE 1. Differential Driver DC Test Circuit
DS100052-3
DS100052-4
FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit
DS100052-5
FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms
5 www.national.com
5 Page | ||
| Páginas | Total 10 Páginas | |
| PDF Descargar | [ Datasheet DS92LV010A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DS92LV010A | Bus LVDS 3.3/5.0V Single Transceiver | National Semiconductor |
| DS92LV010A | DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver (Rev. E) |  Texas Instruments |
| DS92LV010AEP | DS92LV010AEP Bus LVDS 3.3/5.0V Single Transceiver (Rev. C) | Texas Instruments |
| DS92LV010AEP | Bus LVDS 3.3/5.0V Single Transceiver | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |