|
|
PDF CXD3057R Data sheet ( Hoja de datos )
| Número de pieza | CXD3057R | |
| Descripción | CD Digital Signal Processor | |
| Fabricantes | Sony Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CXD3057R (archivo pdf) en la parte inferior de esta página. Total 27 Páginas | ||
|
No Preview Available !
CXD3057R
CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High & Bass Boost
Description
The CXD3057R is a digital signal processor LSI for CD
players. This LSI incorporates a RF amplifier and digital servo,
high & bass boost, 1-bit DAC and analog low-pass filter.
Features
• All digital signal processing during playback is performed with
a single chip
• Highly integrated mounting possible due to a built-in RF
amplifier
RF Block
www.DataShee•t4SUu.pcpomorts 4× speed playback CD
• RF system equalizer
• Supports pickup built-in RF summing amplifier
• Gain level switch
• TE balance adjustment function
Digital Signal Processor (DSP) Block
• Supports CAV (Constant Angular Velocity) playback
• Frame jitter free
• 0.5× to 4× speed continuous playback possible
• Allows relative rotational velocity readout
• Supports variable pitch playback
• The bit clock, which strobes the EFM signal, is generated by
the digital PLL.
• EFM data demodulation
• Enhanced EFM frame sync signal protection
• Refined super strategy-based powerful error correction
C1: double correction, C2: quadruple correction
Supported during 4× speed playback
• Noise reduction during track jumps
• Auto zero-cross mute
• Subcode demodulation and subcode-Q data error detection
• Digital spindle servo
• 16-bit traverse counter
• Asymmetry correction circuit
• CPU interface on serial bus
• Error correction monitor signal, etc. output from CPU
interface
• Servo auto sequencer
• Fine search performs track jumps with high accuracy
• Digital audio interface outputs
• Digital level meter, peak meter
• Bilingual compatible
• VCO control mode
• CD TEXT data demodulation
Digital Servo (DSSP) Block
• Microcomputer software-based flexible servo control
• Offset cancel function for servo error signal
• Auto gain control function for servo loop
• E:F balance, focus bias adjustment functions
• Surf jump function supporting micro two-axis
• Tracking filter: 6 stages,
Focus filter: 5 stages
Digital Filter, DAC and Analog Low-pass Filter Blocks
• Digital dynamic bass boost and high boost
Bass Boost: 4th-order IIR 24dB/Oct
+10dB/+14dB/+18dB/+22dB
High Boost: Second-order IIR 12dB/Oct
+4dB/+6dB/+8dB/+10dB
• Independent turnover frequency selection possible
Bass Boost: 125Hz/160Hz/200Hz
High Boost: 5kHz/7kHz
120 pin LQFP (Plastic)
• Digital dynamics (compressor)
Volume increased by +5dB at low level
• 8× oversampling digital filter
(attenuation: 61dB, ripple within band: ±0.0075dB)
• Digital signal output possible after boost
• Serial data format selectable from (output)
20 bits/18 bits/16 bits (rearward truncation, MSB first)
• Digital attenuation: –∞, –60 to +6dB, 2048 steps (linear)
• Soft mute
• Digital de-emphasis
Applications
CD players
Structure
Silicon gate CMOS IC
Absolute Maximum Ratings (Ta = 25°C)
• Supply voltage 1 VDD, XVDD VSS – 0.5 to +3.5
V
• Input voltage 1
VI1
VSS – 0.3 to VDD + 0.3 V
• Output voltage 1 VO1
VSS – 0.3 to VDD + 0.3 V
• Supply voltage 2 IOVDD0 to 2, AVDD0 to 5
IOVSS – 0.5 to +4.5 V
• Input voltage 2 VI2 IOVSS – 0.3 to IOVDD + 0.3 V
• Output voltage 2 VO2 IOVSS – 0.3 to IOVDD + 0.3 V
• Storage temperature
Tstg
–55 to +150
°C
• Supply voltage difference
IOVSS, AVSS, XVSS – VSS
–0.3 to +0.3
V
XVDD – VDD –0.3 to +0.3
V
IOVDD, AVDD, XVDD – VDD
–0.3 to +0.3
V
(IOVDD, AVDD, XVDD < 2.3V)
Recommended Operating Conditions
• Supply voltage 1 VDD, XVDD
2.5 ± 0.2
• Supply voltage 2 IOVDD0 to 2, AVDD0 to 5
3.3 ± 0.3
• Operating temperature
Topr
–40 to +85
V
V
°C
I/O Pin Capacitance
• Input capacitance CI
• Output capacitance CO
• I/O capacitance CI/O
Note) Measurement conditions
7 (Max.)
7 (Max.)
7 (Max.)
VDD = VI = 0V
fM = 1MHz
pF
pF
pF
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
E04250
1 page  
CXD3057R
Power
supply
Pin
No.
Symbol
I/O
Description
35 EQ_IN I
Equalizer circuit input.
36 LD
O
APC amplifier output.
37 PD
RFamp
3.3V 38 NC
39 RFC
I APC amplifier input.
——
I Equalizer cut-off frequency adjustment pin.
40 AVSS4 — — Analog GND.
www.DataSheet4U.com
41 RFACO O
42 RFACI I
RFAC signal output.
RFAC signal input or EFM signal input.
43 AVDD3 — — Analog power supply.
44 BIAS
I
Asymmetry circuit constant current input.
45 ASYI
I
Asymmetry comparator voltage input.
46 ASYO O 1, 0 EFM full-swing output. (Low = VSS, High = VDD)
ASYM 47 VPCO
3.3V 48 VCTL
O 1, Z, 0 Wide-band EFM PLL charge pump output.
I Wide-band EFM PLL VCO2 control voltage input.
49 AVSS3 — — Analog GND.
50 CLTV
I
Multiplier VCO1 control voltage input.
51 FILO
O Analog Master PLL (slave = digital PLL) filter output.
52 FILI
I
Master PLL filter input.
53 PCO
O 1, Z, 0 Master PLL charge pump output.
54 AVDD5 — — Analog power supply.
55 DDVROUT O
DC/DC
3.3V 56 DDVRSEN I
DC/DC converter output.
Leave open when not using.
DC/DC converter output voltage monitor pin.
Connect to analog power supply when not using.
57 AVSS5 — — Analog GND.
58 DDCR I
Test pin. Normally GND.
— 59 NC
——
60 BCKI
I
D/A interface bit clock input.
61 PCMDI I
D/A interface serial data input.
(2's COMP, MSB first)
62 LRCKl I
D/A interface LR clock input.
63 LRCK
Digital
I/O = 3.3V 64 VSS
Internal =
2.5V 65 PCMD
O 1, 0 D/A interface LR clock output. f = Fs
— — Internal digital GND.
O 1, 0 D/A interface serial data output.
(2's COMP, MSB first)
66 BCK
O 1, 0 D/A interface bit clock output.
67 VDD
— — Internal digital power supply.
68 EMPH O 1, 0 High when the playback disc has emphasis, low it has not.
69 EMPHI I
High when de-emphasis is ON, low when input OFF.
–5–
5 Page 
Pin
No.
Symbol
I/O
35 EQ_IN
www.DataSheet4U.com
I
Equivalent circuit
35
4kΩ
4kΩ
4kΩ
4kΩ
VC
CXD3057R
Description
Equalizer circuit input.
36 LD
O
57kΩ
10kΩ
500Ω
36
APC amplifier output.
37 PD
38 NC
I
—
39 RFC
I
1kΩ
37
—
39
APC amplifier input.
—
Equalizer cut-off frequency
adjustment.
40 AVSS4
—
41 RFACO
O
VC
— Analog GND.
25Ω
41
RFAC amplifier output.
– 11 –
11 Page | ||
| Páginas | Total 27 Páginas | |
| PDF Descargar | [ Datasheet CXD3057R.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CXD3057R | CD Digital Signal Processor | Sony Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |