Datasheet.kr   

WV3HG2128M72EEU-AD4 데이터시트 PDF




White Electronic Designs에서 제조한 전자 부품 WV3HG2128M72EEU-AD4은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


 

PDF 형식의 WV3HG2128M72EEU-AD4 자료 제공

부품번호 WV3HG2128M72EEU-AD4 기능
기능 2GB - 2x128Mx72 DDR2 SDRAM UNBUFFERED
제조업체 White Electronic Designs
로고 White Electronic Designs 로고


WV3HG2128M72EEU-AD4 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.



전체 11 페이지수

미리보기를 사용할 수 없습니다

WV3HG2128M72EEU-AD4 데이터시트, 핀배열, 회로
White Electronic Designs WV3HG2128M72EEU-AD4
ADVANCED*
2GB – 2x128Mx72 DDR2 SDRAM UNBUFFERED, ECC w/PLL
FEATURES
200-pin, dual in-line memory module (SO-DIMM)
Support ECC error detection and correction
Fast data transfer rates: PC2-6400*, PC2-5300*,
PC2-4200 and PC2-3200
VCC = VCCQ = 1.8V ±0.1V
1.8V I/O (SSTL_18-compatible)
Differential data strobe (DQS, DQS#) option
Differential clock inputs (CK, CK#)
Multiple internal device banks for concurrent
operation
Programmable CAS# latency (CL): 3, 4, 5 and 6
Adjustable data-output drive strength
On-die termination (ODT)
Posted CAS# latency: 0, 1, 2, 3 and 4
Serial Presence Detect (SPD) with EEPROM
64ms: 8,192 cycle refresh
Gold edge contacts
Dual Rank
RoHS compliant
Package option
www.Da2t0a0ShPeinet4SUO.c-oDmIMM
• PCB – 30.00mm (1.181") Max
DESCRIPTION
The WV3HG2128M72EEU is a 2x128Mx72 Double Data
Rate DDR2 SDRAM high density module. This memory
module consists of eighteen 128Mx8 bit stacked BGA with
8 banks DDR2 Synchronous DRAMs in FBGA packages,
mounted on a 200-pin SO-DIMM FR4 substrate.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
NOTE: Consult factory for availability of:
• Vendor source control options
• Industrial temperature option
Clock Speed
CL-tRCD-tRP
OPERATING FREQUENCIES
PC2-6400*
400MHz
6-6-6
PC2-5300*
333MHz
5-5-5
PC2-4200
266MHz
4-4-4
PC2-3200
200MHz
3-3-3
February 2006
Rev. 0
1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com




WV3HG2128M72EEU-AD4 pdf, 반도체, 판매, 대치품
White Electronic Designs WV3HG2128M72EEU-AD4
ADVANCED
Symbol
VCC
VIN, VOUT
TSTG
TCASE
IL
IOZ
IVREF
ABSOLUTE MAXIMUM RATINGS
Parameter
Voltage on VCC pin relative to VSS
Voltage on any pin relative to VSS
Storage Temperature
Device operating Temperature
Input leakage current; Any input 0V<VIN<VCC; VREF input
0V<VIN<0.95V; Other pins not under test = 0V
Output leakage current; 0V<VIN<VCCQ; DQs and ODT are
disable
VREF leakage current; VREF = Valid VREF level
Command/Address,
RAS#, CAS#, WE#
CKE, CS#, ODT
CK,CK#
DM
DQ, DQS, DQS#
Min
-1.0
-0.5
-55
0
-90
-45
-10
-10
-10
-36
Max Units
2.3 V
2.3 V
100 ˚C
85 ˚C
90 µA
45 µA
10 µA
10
10 µA
36 µA
DC OPERATING CONDITIONS
All voltages referenced to VSS
www.DataSheet4U.com
Parameter
Symbol
Min.
Rating
Type
Max.
Units
Notes
Supply Voltage
I/O Reference Voltage
I/O Termination Voltage
VCC 1.7 1.8 1.9
VREF
0.49 x VCC
0.50 x VCC
0.51 x VCC
VTT VREF-0.04 VREF VREF+0.04
V
V
V
1
2
Notes:
1 VREF is expected to equal VCC/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed +/-1 percent of the DC
value. Peak-to-peak AC noise on VREF may not exceed +/-2 percent of VREF. This measurement is to be taken at the nearest VREF bypass capacitor.
2. VTT in sot applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
February 2006
Rev. 0
4 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

4페이지










WV3HG2128M72EEU-AD4 전자부품, 판매, 대치품
White Electronic Designs WV3HG2128M72EEU-AD4
ADVANCED
AC TIMING PARAMETERS & SPECIFICATIONS
AC CHARACTERISTICS
806 665 534 403
PARAMETER
SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX
Clock cycle time
CL = 6
CL = 5
CL = 4
CL = 3
tCK (6)
tCK (5)
tCK (4)
tCK (3)
TBD
TBD
TBD
TBD
TBD
TBD 3,000 8,000
TBD 3,750 8,000 3,750 8,000 5,000 8,000
TBD 5,000 8,000 5,000 8,000 5,000 8,000
CK high-level width
tCH TBD TBD 0.45 0.55 0.45 0.55 0.45 0.55
CK low-level width
Half clock period
Clock jitter
DQ output access time from CK/CK#
Data-out high-impedance window from
CK/CK#
tCL TBD TBD 0.45 0.55 0.45 0.55 0.45 0.55
tHP
TBD
TBD MIN (tCH,
tCL)
MIN (tCH,
tCL)
MIN (tCH,
tCL)
tJIT TBD TBD -125 125 -125 125 -125 125
tAC TBD TBD -450 +450 -500 +500 -600 +600
tHZ TBD TBD
tAC MAX
tAC MAX
tAC MAX
Data-out low-impedance window from
CK/CK#
tLZ TBD TBD tAC MIN tAC MAX tAC MIN tAC MAX tAC MIN tAC MAX
DQ and DM input setup time relative to
DQS
tDS TBD TBD 100
100
150
DQ and DM input hold time relative to DQS tDH TBD TBD 175 225 275
DQ and DM input pulse width (for each
input)
tDIPW
TBD
TBD 0.35
0.35
0.35
Data hold skew factor
DQ…DQS hold, DQS to first DQ to go
nonvalid, per access
tQHS
tQH
TBD
TBD
TBD 340 400 450
TBD tHP - tQHS
tHP - tQHS
tHP - tQHS
Data valid output window (DVW)
DQS input high pulse width
DQS input low pulse width
DQS output access time from CK/CK#
www.DDQatSafSalhlinegeet4dUge.ctoomCK rising … setup time
DQS falling edge from CK rising … hold
time
tDVW
tDQSH
tDQSL
tDQSCK
tDSS
tDSH
TBD
TBD
TBD
TBD
TBD
TBD
TBD tQH - tDQSQ
tQH - tDQSQ
tQH - tDQSQ
TBD 0.35 0.35 0.35
TBD 0.35 0.35 0.35
TBD -400 +400 -450 +450 -500 +500
TBD 0.2 0.2 0.2
TBD 0.2 0.2 0.2
DQS…DQ skew, DQS to last DQ valid, per
TBD TBD
group,
tDQSQ
240 300 350
per access
DQS read preamble
DQS read postamble
DQS write preamble setup time
DQS write preamble
DQS write postamble
Write command to first DQS latching
transition
tRPRE
tRPST
tWPRES
tWPRE
tWPST
tDQSS
TBD
TBD
TBD
TBD
TBD
TBD
TBD 0.9 1.1 0.9 1.1 0.9 1.1
TBD 0.4 0.6 0.4 0.6 0.4 0.6
TBD 0 0 0
TBD 0.25 0.25 0.25
TBD 0.4 0.6 0.4 0.6 0.4 0.6
TBD WL WL + WL WL + WL WL +
- 0.25 0.25 - 0.25 0.25 - 0.25 0.25
Address and control input pulse width for
tIPW TBD TBD 0.6
0.6
0.6
each input
Address and control input setup time
tIS TBD TBD 200
250
350
Address and control input hold time
tIH TBD TBD 275
375
475
Address and control input hold time
tCCD
TBD
TBD
2
2
2
AC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different.
Continued on next page
UNIT
ps
ps
ps
ps
tCK
tCK
ps
ps
ps
ps
ps
ps
ps
tCK
ps
ps
ns
tCK
tCK
ps
tCK
tCK
ps
tCK
tCK
ps
tCK
tCK
tCK
tCK
ps
ps
tCK
February 2006
Rev. 0
7 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

7페이지


구       성 총 11 페이지수
다운로드[ WV3HG2128M72EEU-AD4.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
WV3HG2128M72EEU-AD4

2GB - 2x128Mx72 DDR2 SDRAM UNBUFFERED

White Electronic Designs
White Electronic Designs

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵