Datasheet.kr   

24WC04 데이터시트 PDF




Catalyst Semiconductor에서 제조한 전자 부품 24WC04은 전자 산업 및 응용 분야에서
광범위하게 사용되는 반도체 소자입니다.


PDF 형식의 24WC04 자료 제공

부품번호 24WC04 기능
기능 CAT24WC04
제조업체 Catalyst Semiconductor
로고 Catalyst Semiconductor 로고


24WC04 데이터시트 를 다운로드하여 반도체의 전기적 특성과 매개변수에 대해 알아보세요.




전체 9 페이지수

미리보기를 사용할 수 없습니다

24WC04 데이터시트, 핀배열, 회로
CAT24WC01/02/04/08/16
1K/2K/4K/8K/16K-Bit Serial E2PROM
FEATURES
s 400 KHZ I2C Bus Compatible*
s 1.8 to 6.0Volt Operation
s Low Power CMOS Technology
s Write Protect Feature
— Entire Array Protected When WP at VIH
s Page Write Buffer
DESCRIPTION
s Self-Timed Write Cycle with Auto-Clear
s 1,000,000 Program/Erase Cycles
s 100 Year Data Retention
s 8-pin DIP, 8-pin SOIC or 8 pin TSSOP
s Commercial, Industrial and Automotive
Temperature Ranges
The CAT24WC01/02/04/08/16 is a 1K/2K/4K/8K/16K-
bit Serial CMOS E2PROM internally organized as 128/
256/512/1024/2048 words of 8 bits each. Catalyst’s
advanced CMOS technology substantially reduces de-
vice power requirements. The the CAT24WC01/02/04/
08/16 feature a 16-byte page write buffer. The device
operates via the I2C bus serial interface, has a special
write protection feature, and is available in 8-pin DIP, 8-
pin SOIC or 8-pin TSSOP.
PIN CONFIGURATION
DIP Package (P)
SOIC Package (J)
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
5020 FHD F01
TSSOP Package (U)
(* Available for 24WC01 and 24WC02 only)
A0
A1
A2
VSS
1
2
3
4
8 VCC
7 WP
6 SCL
5 SDA
BLOCK DIAGRAM
EXTERNAL LOAD
VCC
VSS
DOUT
ACK
WORD ADDRESS
BUFFERS
SENSE AMPS
SHIFT REGISTERS
COLUMN
DECODERS
SDA
START/STOP
LOGIC
XDEC
E2PROM
CONTROL
WP LOGIC
PIN FUNCTIONS
Pin Name
Function
A0, A1, A2 Device Address Inputs
SDA
Serial Data/Address
SCL Serial Clock
WP Write Protect
VCC +1.8V to +6.0V Power Supply
VSS Ground
SCL
A0
A1
A2
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
DATA IN STORAGE
HIGH VOLTAGE/
TIMING CONTROL
24WCXX F03
© 1999 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 25051-00 3/98 S-1




24WC04 pdf, 반도체, 판매, 대치품
CAT24WC01/02/04/08/16
FUNCTIONAL DESCRIPTION
The CAT24WC01/02/04/08/16 supports the I2C Bus
data transmission protocol. This Inter-Integrated Circuit
Bus protocol defines any device that sends data to the
bus to be a transmitter and any device receiving data to
be a receiver. Data transfer is controlled by the Master
device which generates the serial clock and all START
and STOP conditions for bus access. The CAT24WC01/
02/04/08/16 operates as a Slave device. Both the Mas-
ter and Slave devices can operate as either transmitter
or receiver, but the Master device controls which mode
is activated. A maximum of 8 devices (24WC01 and
24WC02), 4 devices (24WC04), 2 devices (24WC08)
and 1 device (24WC16) may be connected to the bus as
determined by the device address inputs A0, A1, and A2.
PIN DESCRIPTIONS
SCL: Serial Clock
The CAT24WC01/02/04/08/16 serial clock input pin is
used to clock all data transfers into or out of the device.
This is an input pin.
SDA: Serial Data/Address
The CAT24WC01/02/04/08/16 bidirectional serial data/
address pin is used to transfer data into and out of the
device. The SDA pin is an open drain output and can be
wire-ORed with other open drain or open collector
outputs.
A0, A1, A2: Device Address Inputs
These inputs set device address when cascading mul-
tiple devices. When these pins are left floating the
default values are zeros (except for the 24WC01).
A maximum of eight devices can be cascaded when
Figure 1. Bus Timing tF
SCL
tSU:STA
SDA IN
SDA OUT
tLOW
tHIGH
tLOW
tR
tHD:DAT
tHD:STA
tSU:DAT
tAA tDH
Figure 2. Write Cycle Timing
tSU:STO
tBUF
5020 FHD F03
SCL
SDA
8TH BIT
BYTE n
ACK
Figure 3. Start/Stop Timing
SDA
SCL
Doc. No. 25051-00 3/98 S-1
START BIT
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
5020 FHD F04
STOP BIT
5020 FHD F05
4

4페이지










24WC04 전자부품, 판매, 대치품
CAT24WC01/02/04/08/16
the Byte Write operation, however instead of terminating
after the initial word is transmitted, the Master is allowed
to send up to P (P=7 for 24WC01 and P=15 for
CAT24WC02/04/08/16) additional bytes. After each byte
has been transmitted the CAT24WC01/02/04/08/16 will
respond with an acknowledge, and internally increment
the low order address bits by one. The high order bits
remain unchanged.
If the Master transmits more than P+1 bytes prior to
sending the STOP condition, the address counter ‘wraps
around’, and previously transmitted data will be overwrit-
ten.
Once all P+1 bytes are received and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point all received data is written to
the CAT24WC01/02/04/08/16 in a single write cycle.
Acknowledge Polling
The disabling of the inputs can be used to take advan-
tage of the typical write cycle time. Once the stop
condition is issued to indicate the end of the host’s write
operation, the CAT24WC01/02/04/08/16 initiates the
internal write cycle. ACK polling can be initiated imme-
diately. This involves issuing the start condition followed
by the slave address for a write operation. If the
CAT24WC01/02/04/08/16 is still busy with the write
operation, no ACK will be returned. If the CAT24WC01/
02/04/08/16 has completed the write operation, an ACK
will be returned and the host can then proceed with
thenext read or write operation.
Figure 6. Byte Write Timing
WRITE PROTECTION
The Write Protection feature allows the user to protect
against inadvertent programming of the memory array.
If the WP pin is tied to VCC, the entire memory array is
protected and becomes read only. The CAT24WC01/
02/04/08/16 will accept both slave and byte addresses,
but the memory location accessed is protected from
programming by the device’s failure to send an acknowl-
edge after the first byte of data is received.
READ OPERATIONS
The READ operation for the CAT24WC01/02/04/08/16
is initiated in the same manner as the write operation
with the one exception that the R/W bit is set to a one.
Three different READ operations are possible: Immedi-
ate Address READ, Selective READ and Sequential
READ.
Immediate Address Read
The CAT24WC01/02/04/08/16’s address counter con-
tains the address of the last byte accessed, incremented
by one. In other words, if the last READ or WRITE
access was to address N, the READ immediately follow-
ing would access data from address N+1. If N=E (where
E = 127 for 24WC01, 255 for 24WC02, 511 for 24WC04,
1023 for 24WC08, and 2047 for 24WC16), then the
counter will 'wrap around' to address 0 and continue to
BUS ACTIVITY:
MASTER
S
T
A
R
T
SDA LINE S
SLAVE
ADDRESS
BYTE
ADDRESS
*
A
C
K
A
C
K
DATA
S
T
O
P
P
A
C
K
5020 FHD F08
Figure 7. Page Write Timing
S
T
BUS ACTIVITY: A
SLAVE
MASTER R ADDRESS
T
SDA LINE S
BYTE
ADDRESS (n)
*
AA
CC
KK
DATA n
DATA n+1
AA
CC
KK
DATA n+P
S
T
O
P
P
A
C
K
NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0
P=7 for CAT24WC01 and P=15 for CAT24WC02/04/08/16
* = Don't care for CAT24WC01
24WCXX F09
7 Doc. No. 25051-00 3/98 S-1

7페이지


구       성 총 9 페이지수
다운로드[ 24WC04.PDF 데이터시트 ]

당사 플랫폼은 키워드, 제품 이름 또는 부품 번호를 사용하여 검색할 수 있는

포괄적인 데이터시트를 제공합니다.


구매 문의
일반 IC 문의 : 샘플 및 소량 구매
-----------------------------------------------------------------------

IGBT, TR 모듈, SCR 및 다이오드 모듈을 포함한
광범위한 전력 반도체를 판매합니다.

전력 반도체 전문업체

상호 : 아이지 인터내셔날

사이트 방문 :     [ 홈페이지 ]     [ 블로그 1 ]     [ 블로그 2 ]



관련 데이터시트

부품번호상세설명 및 기능제조사
24WC02

1K/2K/4K/8K/16K-Bit Serial E2PROM

CatalystSemiconductor
CatalystSemiconductor
24WC04

CAT24WC04

Catalyst Semiconductor
Catalyst Semiconductor

DataSheet.kr       |      2020   |     연락처      |     링크모음      |      검색     |      사이트맵